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Nonvolatile electronic memory de-
vices that store data in the form of elec-
trical-resistance values, and memory cir-
cuits based on such devices, have been
invented. These devices and circuits ex-
ploit an electrically-variable-resistance
phenomenon that occurs in thin films of
certain oxides that exhibit the colossal
magnetoresistive (CMR) effect. It is
worth emphasizing that, as stated in the
immediately preceding article, these de-
vices function at room temperature and
do not depend on externally applied
magnetic fields.
A device of this type is basically a thin-
film resistor: it consists of a thin film of a
CMR material located between, and in
contact with, two electrical conductors.
The application of a short-duration, low-
voltage current pulse via the terminals
changes the electrical resistance of the
film. The amount of the change in resist-
ance depends on the size of the pulse.
The direction of change (increase or de-
crease of resistance) depends on the po-
larity of the pulse. Hence, a datum can be
written (or a prior datum overwritten) in
the memory device by applying a pulse of
size and polarity tailored to set the resist-
ance at a value that represents a specific
numerical value. To read the datum, one
applies a smaller pulse — one that is large
enough to enable accurate measurement
of resistance, but small enough so as not
to change the resistance.
In writing, the resistance can be set to
any value within the dynamic range of
the CMR film. Typically, the value would
be one of several discrete resistance val-
ues that represent logic levels or digits.
Because the number of levels can ex-
ceed 2, a memory device of this type is
not limited to binary data. Like other
memory devices, devices of this type can
be incorporated into a memory inte-
grated circuit by laying them out on a
substrate in rows and columns, along
with row and column conductors for
electrically addressing them individually
or collectively.
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Data are written or read using larger or smaller current pulses, respectively. 
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does not require a battery backup, yet is
has unlimited read and write cycles, and
a much smaller access time (60 nanosec-
onds) than traditional flash memory.
The FRAM may be used to store data
from the C8051.
The new design of the module creates a
robust serial-to-Ethernet conversion that
is powered using the existing Ethernet
cable. Not only can the module perform
these conversions, it also has the process-
ing capability and memory to implement
other protocols (like IEEE 1451, IEEE
1588, etc.) and to offload these tasks from
other embedded processors.
This innovation has a small form fac-
tor that allows it to power processors and
transducers with minimal space require-
ments. The power for the module is pro-
vided over the spare pins of the Ethernet
CAT-5 cable from Power Source Equip-
ment (PSE) according to IEEE 802.11a.
The power and communication module
then converts the power into three dif-
ferent voltage levels: 5 volts DC, +12 volts
DC and –12 volts DC, which are pro-
vided to the embedded processor or
transducer through a power header on
the PCB. 
The power and communication mod-
ule is also equipped with an Ethernet
Controller and microprocessor that can
send and receive Internet Protocol (IP)-
based packets over the CAT-5 cable on a
10/100 Megabit Ethernet network. The
Ethernet controller takes care of over-
head communication with the network,
and the microprocessor is able to access
packets stored in the Ethernet con-
troller’s buffer. The microprocessor
translates the packets to and from serial
data to packets using a standard serial
peripheral interface (SPI). The SPI data
can be sent and received to another em-
bedded processor over the digital
header on the PCB.
The power and communication mod-
ule is equipped with a hardware watchdog
timer that monitors the SPI communica-
tion and resets the processors if communi-
cations cease. The power and communica-
tion module has the additional feature of
a real time clock (RTC) that is used to syn-
chronize the time of the power and com-
munication module and its associated em-
bedded processor(s) with the time of
another entity on the Ethernet network.
Time synchronization is achieved through
a combination of hardware and software
using the RTC and IEEE 15888 1588 Pre-
cision Time Protocol.
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Further information is contained in a TSP
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